
ADRESH,ADRESL ( A/D Result Registers ) 1Eh, 9Eh
A/D conversion result is loaded to these registers.
 |
Two registers are combined and works as a 16 bits register.
The A/D module gives the flexibility to left or right justify the 10 bits result in the 10 bits result register.
|

ADCON0 ( A/D converter control register 0 ) 1Fh
The A/D converter condition is controlled with this register.

The value in the parenthesis is in the condition immediately after the turning on. |

ADCON1 ( A/D converter control register 1 ) 9Fh
The A/D converter condition is controlled with this register.

The value in the parenthesis is in the condition immediately after the turning on. |
|